Skip navigation

Browsing by Subject Generation

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 1 of 1
Issue DateTitleAuthor(s)
2001-10-31Development of new algorithms for test generation and simulation of stuck at faults in logic circuitsBhuvaneswari, M C; Sivanandam, S N